Details timing analysis and optimization techniques for circuits with level-sensitive memory elements. This title contains a linear programming formulation applicable to the timing analysis of large scale circuits and includes a delay insertion methodology that improves the efficiency of clock skew scheduling.